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Abstract—A fully integrated 5 V-to-3.3 V supply voltage reg-
ulator for application in digital IC’s has been designed in a
3.3 V 0.5 m CMOS process. The regulator is able to deliver
peak current transients of 300 mA, while the output voltage
remains within a margin of 10% around the nominal value. The
circuit draws a static quiescent current of 750 A during normal
operation, and includes a power-down mode with only 10 A
current consumption. The die area is 1 mm2, and can be scaled
proportional to the maximum peak current. Special precautions
have been taken to allow 5 V in the 3.3 V process.
Index Terms—CMOS integrated circuits, digital supply, fully
integrated solution, low drop, power-down, replica control, series
regulator, supply voltage compatibility.
I. INTRODUCTION
IN the recent past, many digital IC’s were fabricated inCMOS technology with 5 V supply voltage. This has led
to a large number of systems with a 5 V supply on the PCB’s.
Meanwhile, CMOS technology has developed further, and
the maximal allowable supply voltage of the digital IC’s has
dropped to 3.3 V for 0.5 and 0.35 m technologies, and will
drop to even lower values in the newer technologies. Since IC
manufacturers want to use modern CMOS processes for cost
reduction, a supply voltage compatibility problem results.
An intermediate solution is an integrated supply voltage
regulator in the low voltage IC, which converts the external 5
V to an internal 3.3 V. If, in this case, the IO signals of the IC
are kept at the 5 V level, and if the integrated regulator does
not require extra pins, the PCB designer can use the IC as if it
were a classical 5 V product. The extra chip area needed for
the regulator pays off against the increased packing density of
the modern technology that can be used.
Fig. 1 shows the circuitry needed to allow 5 V operation in
3.3 V technology. The external 5 V is connected to
the integrated supply voltage regulator and the I/O cells. The
digital core operates at 3.3 V generated by the regulator. The
I/O cells convert the 3.3 V logic swing to 5 V swing and vice
versa. For being compatible with existing 5 V IC’s, there is
not always an IC pin available for external decoupling of the
internal 3.3 V supply. Therefore, the regulator itself must be
able to deliver a stable and accurate internal supply voltage,
without using an external capacitor. This is difficult to realize
since the digital core circuitry draws large and steep supply
current peaks. Both the external 5 V and internal 3.3 V supply
voltages have the normal 10% tolerance.
Manuscript received November 20, 1997; revised February 20, 1998.
The authors are with Philips Research Laboratories Eindhoven, 5656 AA,
The Netherlands.
Publisher Item Identifier S 0018-9200(98)03429-5.
Fig. 1. Typical IC application of the regulator.
Since the supply voltage regulator needs to be fully inte-
grated, no high-efficient dc–dc converters which need external
inductors and/or capacitors can be used. This regulator must
therefore be of the series regulator type, so it will be dissipating
power. This does not have to be a problem since the old
5 V technology IC would also have had a larger power
dissipation due to the larger internal voltage swings and
parasitic capacitors. The total power dissipation of a 3.3 V core
plus supply voltage regulator is less than the same function
in 5 V technology. The external supply voltage is the same
while the current is reduced.
As a transition of the PCB to 3.3 V supply voltage operation
is expected, the integrated regulator must be designed in such
a way that the external supply voltage can be anywhere in the
range of 3.3–5 V. The PCB designer can use the same IC for
a 5 V as well as for a 3.3 V system. This allows a smooth
transition from 5 to 3.3 V.
Summarizing, the regulator to be designed must be fully
integrated, being able to deliver steep current transients and
having an absolute accuracy of 10%. Also, the external
must be anywhere in the 3.3–5 V range, and the circuit
must be small and have a small standby current. In addition,
the circuit must have a power-down mode in which the current
consumption is reduced to several microamperes.
A. Existing Techniques
Previously published embedded regulator circuits were
found to be less suited for this application. These circuits,
mostly designed for voltage reduction in RAM IC’s, can be
divided into three types, each with its specific problems. The
basic diagrams of these types are shown in Fig. 2.
Fig. 2(a) [1]–[3] shows the first type where the output device
is a PMOS transistor. The output is current driven. The gate
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Fig. 2. Conventional regulator structures: (a) PMOS with OTA feedback
[1]–[3], (b) NMOS with OTA feedback [3], [4], and (c) NMOS with
charge-pump control [5].
of the PMOS is controlled by a feedback loop with OTA.
The output impedance will increase with frequency due to the
roll-off of the control loop gain. This makes a large (external)
capacitor necessary to enforce a low output impedance
for high frequencies. The control loop is at least second order
due to another pole at the PMOS gate besides the badly
defined pole at the output of the regulator. Therefore, the loop
generally suffers from stability problems.
Fig. 2(b) shows the second type [3], [4] with an NMOS out-
put device instead of a PMOS. This circuit has fewer stability
problems, and does not require a large output capacitor due
to the inherently low-ohmic output impedance of the source-
follower structure. The disadvantage of this type is that the
output voltage is at least one gate–source voltage below the
external supply voltage, which implies that it cannot have a
low dropout voltage.
The third type in Fig. 2(c) [5] does not have a feedback loop.
The gate of the NMOS output device is driven by a charge
pump, and its voltage is determined by a simple reference.
The gate voltage can exceed the supply, and therefore this
type of regulator can have a low dropout voltage. However,
the resulting output voltage is rather inaccurate. Furthermore,
high voltages easily appear in the charge pump which operates
at , resulting in possible reliability problems.
The fully integrated series regulator described in this paper
can operate at supply voltages up to 5.5 V, and overcomes the
above-described problems. The next section will describe the
circuit. Then, some experimental results are discussed, and
some conclusions are given.
II. NEW REGULATOR
Fig. 3(a) shows the basic diagram of the regulator. It con-
sists of an NMOS in a source-follower configuration, a
gate decoupling capacitor , a bias resistor , and a control
part. The control part behaves like a charge pump, and slowly
(a) (b)
Fig. 3. NMOS output stage.
controls the charge on . This circuit is described in the next
sections. In order to understand the method of control of the
gate, first the operation of such an output stage is discussed.
A. Output Stage
The output structure of Fig. 3(a) is chosen because it implies
an inherently low output impedance for all frequencies. It
also ensures a good PSRR because the NMOS behaves like
a cascode device for the internal supply. The large capacitor
is necessary to reduce the capacitive coupling from the
output to the gate voltage at higher frequencies through the
gate–source capacitance of output transistor . The slow but
accurate control drives the gate to the right dc voltage. Fast
control has no relevance here because load current variations
will always be faster than a control loop could handle. For this
reason, the output voltage varies slightly with the load current.
Actually, the voltage is tracing a part of the transistor –
characteristic as shown in Fig. 3(b). If the drain current of
increases from to , the output voltage drops with a
voltage equal to .
The demand on the accuracy of the output voltage of the
regulator is 10%, i.e., 300 mV 600 mV. The actual
accuracy is determined by two parts: 1) the accuracy of
the control part, and 2) the output voltage variation due
to output current variation. Here, the accuracy demands are
split as follows: maximal 200 mV for the control part and
maximal 400 mV for the signal-dependent part, under worst
case conditions. The latter 400 mV is the sum of the
variation of (determined by the ratio of ), and the
variation due to the coupling from output voltage through
of .
The circuit part consisting of and consumes most of
the die area of the complete voltage regulator. One can either
spend a lot of area on or on . If is made very
large, then the ripple on will be small; the variation
may then be 400 mV, and need not to be too large. On
the other hand, if is made small, then the variation will
be large. This means that there is less left for variation,
and thus becomes large. The optimization has been done
numerically, which led to an optimal ratio between capacitor
and transistor area.
For 200 A bias current , 100 mA peak load current
, and 400 mV dynamic voltage variation at 140 C, this
958 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 7, JULY 1998
Fig. 4. Basic regulator diagram.
results in a of 14 000 m/0.5 m for the NMOS and
180 pF for , which is implemented in gate oxide. Although
there is a high voltage (maximum 4.5 V) across the oxide, this
was allowed in the 3.3 V process because the drain–source
voltage of the transistor used to implement equals zero,
and the dimensions are well above process minimum, so no
hot electrons will appear. Transistor has minimum , and
is biased close to weak inversion for maximizing , which
implies a small voltage variation for quite a large current ratio.
The typical large-signal output resistance for these dimensions
is about 3 .
The circuit has been designed to handle the maximum
specified peak load currents. Peak load currents in digital
circuits can be much larger than the average current. The ratio
depends a.o. on clock frequency and the presence of internal
decoupling of the 3.3 V supplies. Decoupling the internal
3.3 V is advantageous for reducing EM radiation of the IC,
and for reducing substrate bounce. Also, the area needed for
the supply voltage regulator will be smaller in that case. The
stability of the regulator is independent of the internal supply
decoupling.
Absolute values of and depend on the peak load
current to be expected. If times more current is needed,
and become a factor larger. Since the area of the
regulator is dominated by and , its area is proportional
to the expected peak load current.
B. Regulator Circuit
Fig. 4 shows a 100 mA output stage in combination with
the implementation of the accurate gate control loop. The
required gate voltage for the output stage can be larger than
, especially when becomes smaller than 4.5 V.
Therefore, this gate must be driven by a charge pump. High
stress voltages in this charge pump—which is a capacitive
voltage doubler—can be avoided if its input (supply) voltage
is kept about a factor 2 lower than its output voltage.
This concept of a charge pump driving the gate has the
advantage that, due to the fact that the input of the charge
pump is at a much lower voltage level, the rest of the regulator
circuitry can operate at a lower, process-tolerated voltage. This
lower internal voltage has to be generated from the external
, and is chosen to be 3.3 V. It can easily be generated by
making a copy of the regulator output voltage with an extra
NMOS transistor with the gate connected to . A special
Fig. 5. Influence of replica feedback. With replica, the ripple in Vout is
reduced by a factor 2.
start-up circuit is required for precharging in order to
initialize circuit operation.
The control loop consists of a bandgap reference, a com-
parator, a clamp circuit, a charge pump, and a replica circuit
for feedback as also shown in Fig. 4. An on-chip free-running
oscillator delivers the required clock signal. A bandgap refer-
ence is necessary to obtain the required static accuracy. The
operation of the control loop can be understood as follows. The
resistive division in the replica branch scales
down the nominal copy of the output voltage. The resulting
feedback voltage equals the bandgap reference voltage of
1.21 V if and only if the nominal regulator output voltage
is correct. The comparator can decide, from the input signals,
whether the gate voltage must increase or decrease, which is
done via the clamp circuit with the bidirectional charge pump.
The clamp circuit generates the input voltage for the charge
pump. The charge pump acts as a voltage doubler, and its input
voltage is somewhat higher or somewhat lower than half the
gate voltage .
Thanks to the charge-pump approach, this regulator with
source-follower output has a low dropout voltage of only a
few hundred millivolts. can have any value between
5.5 V and just above 3.3 V for correct output voltages.
can even be lower than 3.3 V, although the output voltage will
always be slightly lower than .
C. Replica Feedback
Instead of sensing the output voltage directly, a replica
branch is used for feedback which guarantees stability in-
dependent of the load. This is an advantage since the exact
load is not known. The influence of process variations and
temperature at dc settings is cancelled due to the matched
structure of the replica. In the layout, the replica transistor
is located at the center of the output power transistor array.
Matching—including thermal effects—is now optimal.
The replica ensures that the output is controlled toward
the correct nominal dc setting, and implies that the loop is
not influenced by load current variations. This is illustrated
in Fig. 5. For the given load current pattern, the ripple with
direct feedback is twice as much as for the implementation
with replica. Without replica, it would be impossible to achieve
10% output accuracy together with an acceptable quiescent
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Fig. 6. (a) Charge pump for gate control and (b) transistor diagram of charge pump.
Fig. 7. Clamp circuit. The input voltage Vcomp has a large swing, while the output voltage Vclamp has a defined swing: approximately VT =2 higher
or lower than VG=2.
current, due to the limited achievable of the output stage
transistor.
D. Charge Pump
The operation of the bidirectional charge pump [6] circuit
can be explained by using a basic capacitive voltage doubler
circuit as shown in Fig. 6(a). A voltage buffer in front of it
ensures that the preceding clamp circuit is not loaded. The
decoupling capacitor of the output stage is much larger
than pumping capacitor Two nonoverlapping clocks
and are driving the switches. During clock phase 1, the
input voltage is put on capacitor . During clock phase
2, capacitor is charged or discharged until the voltage
across is , which means that a charge transport of
has taken place from or to buffer capacitor
. For an input voltage of , the charge pump is in
equilibrium, and does not transport any charge.
Because the charge pump is connected to the high gate
voltage, stress easily occurs in this circuit. Safe operation has
been guaranteed by keeping the input voltage close to
This is realized by the clamp circuit which generates a voltage
This voltage clamping implies that the charge
pump transfers well-defined charge packages of
to or from buffer capacitor . This results in voltage steps
of at node
The transistor implementation of the charge pump is shown
in Fig. 6(b). Switches – are, respectively, implemented
by MOS transistors – . implemented with PMOS
is driven at the high gate voltage level with low
voltage level clock signals using a capacitive level shifter.
E. Clamp
The clamp circuit as shown in Fig. 7 delivers an output
voltage which is approximately higher or lower than
, just as required for the charge pump. The two possible
output voltages are generated by transistors – , where
and have a large and the others have a
small . The high or low output level of the comparator
at node causes a current to flow through either
or . Due to the matched transistors pairs – and
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(a) (b)
Fig. 8. Circuit to control VG during power-down: (a) charge pump and (b) diode stack and output stage.
– , the output voltage is either a copy of the source
or the gate voltage of These are just the two required
output voltage levels. The process parameter is used as a
reference because it is quite well defined and easy to use. This
circuit also shows an example of local supply voltage reduction
with source followers and . Safe operation of the
circuitry below and is possible with a 5 V supply.
F. Power-Down Mode
In normal operation, the regulator draws a quiescent current,
dominated by the bias current of the output transistor . This
current is 200 A for a peak load current of 100 mA. In many
applications, the digital part of the IC can be set to power-
down mode in which the supply current is reduced to a leakage
level of several microamperes. Besides the main control loop,
the regulator therefore contains a powerdown loop which
consumes much less power. In the power-down mode, the
main control loop is almost completely switched off, the bias
current in the output stage is reduced to a minimum level, and
the clock frequency and other bias currents are decreased in
order to save power. Using handshakes, the control is smooth
and safely taken over by the less accurate power-down loop
[5], shown in Fig. 8. This loop only consists of a charge
pump and a stacked diode voltage reference – . A
low-power oscillator and some additional biasing deliver the
required reference signals. The output voltage of the regulator
in the power-down mode is in the range 2.0–3.6 V, which
is accurate enough to maintain safe operation and to keep,
for instance, memory contents correct. Current consumption
in power-down is typically 10 A.
G. Start-Up Circuit
Fig. 9 shows the start-up circuit which is necessary for
precharging . It also generates the local internal supply
voltage for some circuit blocks of the regulator control loop.
Consider the situation when is approximately zero. Current
source initiates a current through , and
, thereby increasing node voltage Due to transistor
Fig. 9. Start-up circuit.
, the local supply voltage becomes almost equal to
Simultaneously, current source together with
and pulls up node toward . This is enough
to guarantee proper operation of the control loop circuitry.
After has increased somewhat due to this control loop,
, and tend to conduct more current than
and can deliver. This causes a decrease of node voltage
, until the surplus of sink current is flowing through .
At that time, voltage has become close to , and
both and are switched off. The internal supply
voltage is now determined by source follower . This
completes the start-up procedure. Note that the diode stack
is similar to the diode stack used for the
power-down loop, except for a different connection of the back
gate which causes a slightly different threshold. This ensures
that the start-up circuit cannot become active during normal
power-down operation.
H. Complete Regulator
As mentioned before, the area needed for and is
proportional to the required peak load current. In order to
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Fig. 10. Photograph of the regulator. The circuit is applied in a 16 bit
microcontroller in 0.5 m CMOS technology.
facilitate application of the regulator in different IC’s, the
regulator is implemented in modules for 100 mA peak load
current each. A complete regulator can consist of several
modules in parallel, depending on the totally required peak
load current for an application. In case of overload, the output
voltage will drop only slightly due to the source-follower
output structure. Every module has its own main control loop,
except for the bandgap reference and oscillator. This ensures
a loop behavior independent of the number of modules. The
modules together have only one common power-down loop
for power-saving reasons, which is implemented together with
the bandgap, oscillator, start-up circuit, additional biasing, and
control circuitry in a single common module.
The implementation of a 5 V circuit in 3.3 V CMOS tech-
nology requires several measures against hot-electron effects
to avoid stress effects for up to 5.5 V. These include:
overvoltage protection with cascodes, voltage division by
series connection, voltage clamping, locally generated lower
supplies (see, for example, and in Fig. 7), and
temporary reduction of critical voltages in case of changing
operation mode.
A 300 mA peak-current regulator consisting of three mod-
ules of 100 mA each has been designed for a 16 bit microcon-
troller application [7] in 0.5 m CMOS technology. The die
area of this regulator is 1 mm , which is mainly determined
by and . A chip photograph of the embedded regulator
is shown in Fig. 10. The three modules of 100 mA each can
be well distinguished. On the right-hand side, the common
control unit is located.
III. EXPERIMENTAL RESULTS
Fig. 11 shows the measured regulator dc output voltage
versus external supply for different dc load
currents at room temperature. The output voltage is 3.3 V
10% if V. For lower values, the
output voltage follows Also, it can be seen that in
the normal operation range, the output voltage drops out
300 mV if the current is increased from 0 to 300 mA. This
voltage variation, is as expected, approximately proportional
Fig. 11. Measured regulator dc output voltage Vout versus external supply
VDDD for different load currents.
Fig. 12. Illustration of how the circuit can be switched between normal mode
and power-down mode. The output voltage is plotted versus time. t = t1:
switch to power-down mode, t = t3: switch back to normal mode.
to absolute temperature. The static accuracy was found to
be correct and independent of temperature. Measurements of
the bandgap voltage (typically 1.21 V) showed a standard
deviation of 0.8% due to process variation and a negligible
temperature coefficient.
Fig. 12 illustrates how the circuit can be switched between
normal mode and power-down mode. Here, the output voltage
is plotted versus time (on a large scale). At , the regulator
operates in normal mode, and the output current is small, so
the output voltage is rather high: 3.45 V. At , the
circuit is switched to power-down. First, the gate voltage
is lowered by the main charge pump, and after that, at ,
the bias current A through each output transistor
is strongly reduced. The result is that the output voltage
increases sharply. Now, converges slowly to its new value
determined by the power-down charge pump and stacked diode
reference. The output voltage follows . In power-down
mode, the regulator has a nominal output voltage about 3.0 V,
and consumes only 10 A supply current. At , the
circuit is switched to normal mode again. The 200 A bias
current through the transistors is switched on, and
consequently, the output voltage drops. Also, the main control
loop starts pumping to its right value. At , the
circuit is in its normal mode.
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Fig. 13. Measured internal supply voltage transients of the 16 bit microcon-
troller operating at 20 MHz.
TABLE I
PERFORMANCE SUMMARY
The measured internal supply voltage of the 16 bit micro-
controller IC operating at 20 MHz clock frequency is shown
in Fig. 13. The ripple on the supply voltage is 150 mV,
which is less than the designed 300 mV. Apparently, the
microcontroller has a lower peak current than the estimated
300 mA. The period of the ripple in the internal supply voltage
corresponds to the clock period of the microcontroller. It can
be seen that the supply voltage remains easily within the 3.3 V
10% limits.
Table I gives a summary of the experimental data.
IV. CONCLUSIONS
An embedded 5 to 3.3 V supply regulator for digital IC’s
in 3.3 V, 0.5 m CMOS technology has been designed. The
circuit is able to deliver the steep supply-current transients
for digital circuits while the output voltage remains within
% accuracy. The circuit needs no large (external) capacitor
across the internal 3.3 V. The circuit has a small die area:
1 mm for 300 mA peak current. The output voltage remains
correct for an external supply voltage down to 3.3 V. The
replica technique used guarantees stability independent of the
load, and significantly reduces the voltage ripple at the output.
In power-down mode, the current consumption is reduced to
10 A. The implementation of the regulator contains several
measures against hot electron effects to ensure safe operation
for up to 5.5 V.
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